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Abstract—Recognition of objects in still images has tradition-
ally been regarded as a difficult computational problem. Although
modern automated methods for visual object recognition have
achieved steadily increasing recognition accuracy, even the most
advanced computational vision approaches are unable to obtain
performance equal to that of humans. This has led to the creation
of many biologically-inspired models of visual object recognition,
among them the HMAX model. HMAX is traditionally known
to achieve high accuracy in visual object recognition tasks at
the expense of significant computational complexity. Increasing
complexity, in turn, increases computation time, reducing the
number of images that can be processed per unit time. In this
paper we describe how the computationally intensive, biologically
inspired HMAX model for visual object recognition can be mod-
ified for implementation on a commercial Field Programmable
Gate Array, specifically the Xilinx Virtex 6 ML605 evaluation
board with XC6VLX240T FPGA. We show that with minor
modifications to the traditional HMAX model we can perform
recognition on images of size 128×128 pixels at a rate of 190
images per second with a less than 1% loss in recognition
accuracy in both binary and multi-class visual object recognition
tasks.
I. INTRODUCTION
Object recognition has received a lot of attention in recent
years and is an important step towards building machines
which can understand and interact meaningfully with their
environment. In this context, both a high recognition accuracy
and a short recognition time are desirable. By shortening
recognition time even further, we foresee applications that in-
clude rapidly searching and categorizing images on the internet
based on features extracted from their pixel content on the fly.
Many currently available image search and characterization
platforms rely on image metadata and watermarks rather than
the images’ actual pixel values, while those platforms which
do make use of actual pixel values typically rely on previously
extracted image features rather than creating and extracting
new features on the fly.
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The challenge of consistently recognizing an object is com-
plicated by the fact that the appearance of the object can vary
significantly depending on its location, orientation, and scale
within an image. Reliable object recognition must therefore be
invariant to translation, scale, and orientation. Some methods
of object recognition incorporate these invariances, such as the
Scale Invariant Feature Transformation (SIFT) [1] or Speeded
Up Robust Features (SURF) [2]. These models achieve good
recognition rates, but still fall far short of the recognition rates
achieved by humans. There is evidence suggesting that after
viewing an object for the first time, a biological system is
capable of recognizing that object again at a novel position
and scale [3]. The object can also be recognized if it is
slightly rotated, but the recognition accuracy decreases when
the object is rotated too far from a familiar view [3]. A
biologically inspired model which shares this property of
scale and translation invariance, but also achieves only limited
rotation invariance is the Hierarchical Model and X (HMAX)
[4] in which the ‘X’ represents a non linearity.
Jarrett et al. [5] investigated which architecture is best for
object recognition. They found that non-linearities are the
most important feature in such models. Their results show
that rectification and local normalization significantly improve
recognition accuracy. Their results also indicate that a multi-
stage method of feature extraction outperforms single stage
feature extraction. The HMAX model is a multistage model
which mixes Gabor filters in the first stage with learned filters
in the second. HMAX is intended to model the first 100-200ms
of object recognition due to purely feed-forward mechanisms
in the ventral visual pathway [4]. HMAX is biologically
inspired and incorporates rectification and local-normalization
non-linearities, both of which were later recommended by
Jarret et al. [5] as important properties for object recognition
models.
In this paper, we focus specifically on the version of HMAX
described in [6]. The recognition accuracy of HMAX is well
below that of the biological counterparts it attempts to mimic
for real world tasks because it only mimics the first stages of
the feed-forward pathways. However, HMAX performs com-
parably to its biological counterparts on rapid characterization
tasks in which a stimulus is presented long enough for feed
forward recognition to take place, but short enough to prevent
top down feedback from having an effect [7], [8]. HMAX
provides a valuable step towards achieving higher recognition
accuracy and better understanding the operation of the ventral
stream in visual cortex. Biological processing systems (net-
works of neurons) are inherently distributed and massively
parallel. If we intend to achieve comparable recognition rates
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2by mimicking biological processing, then we too should use
distributed and massively parallel hardware which is suited to
the task.
Originally, object recognition models were typically run on
sequential processors (CPUs), for which Mutch and Lowe
developed the Feature Hierarchy Library (FHLib) tool in 2006
[9] for implementing hierarchical models such as HMAX.
CPUs require little effort to program and offer great flexibility,
allowing them to be used for a large variety of tasks, but
the sequential nature of their processing makes them ill
suited to an application such as HMAX. Modern CPUs are
capable of impressive performance and allow some parallel
processing, but depending on the nature of the algorithm to
be implemented, it can be very difficult, if not impossible,
to fully utilize the theoretical computational capacity of such
devices. In 2008 Chikkerur [10] reported a multithreaded
CPU implementation of HMAX, showing that the increased
parallelism outperformed previous CPU implementations.
GPUs allow even more parallel processing paths, but writ-
ing code for GPUs requires a larger effort than for CPUs.
GPUs also offer greater control of data flow and storage
during computation, which allows programmers to make
greater use of the theoretical computational capacity. In the
same paper as his multithreaded CPU implementation [10],
Chikkerur presented a GPU implementation of HMAX with
even more parallel processing paths, which outperformed the
multithreaded CPU implementation by 3×-10× depending on
input image size. Soon GPU technologies were being used
extensively for HMAX and in 2010 Mutch and Lowe released
the Cortical Network Simulator (CNS) [11] which uses a GPU
for processing and can speedup the HMAX model by 97×
compared to the FHLib software it was intended to replace.
Later in 2010, Sedding et al. [12] presented another GPU
implementation of HMAX which is claimed to outperform the
CNS implementation in both accuracy and speed. There are
also many other examples in the literature of the application
of GPU processing to object recognition [13]–[16].
Application Specific Integrated Circuits (ASICs) offer an
even greater level of control than GPUs through intentional
design of the hardware to suit the task at hand, but once
fabricated, an ASIC is typically ill suited to other applications.
Furthermore, ASICs require a large design effort, a long time
to implement (while waiting for fabrication), and come at
high cost, which excludes them from use in many cases.
Nevertheless, high performance still makes ASICs an attractive
option for some tasks. An example of such work is the object
recognition processor developed by Kim et al. [17] which can
recognize up to 10 objects at a rate of 60fps at an image size
of 640×480 pixels.
Field Programmable Gate Arrays (FPGAs) fall in the space
between GPUs and ASICs in terms of time to implementation
and level of control. FPGA hardware (fabric) is designed to
be highly reconfigurable, thereby giving more control than
with GPUs, but the hardware is already fabricated, thereby
eliminating the time for fabrication which plagues ASICs.
FPGAs also offer an advantage over GPUs in that they can
operate in a standalone manner and interface directly with
external sensors. A disadvantage of FPGAs is that their use
often requires knowledge of a hardware descriptor language
(such as Verilog or VHDL) which can be difficult to learn.
In an attempt to make FPGAs more accessible and user
friendly, Impulse Accelerated Technologies Inc. [18] has de-
veloped a C-to-FPGA compiler to make FPGA acceleration
more accessible to those not familiar with hardware design lan-
guages. A review of this and other C-to-FPGA approaches can
be found in [19]. The E-lab at Yale is also working on easing
the transition to FPGA with the development of “NeuFlow”
[20], an FPGA based system which can be programmed using
the easier to learn Lua [21] scripting language. This approach
significantly reduces time to implementation, but does not
necessarily allow the user to fully exploit the performance
capabilities of the FPGA. Despite being a valuable tool,
the NeuFlow architecture is not well suited to implementing
large filters (the original HMAX model requires filters up to
37×37 pixels in size). Other architectures for implementing
HMAX on FPGA, developed in parallel with the work in
this paper, have been recently published [22]–[27]. These
implementations also show considerable speedup over GPU
and CPU implementations. Most interesting of these works
is a paper from Kestur et al. [23] which operates on higher
resolution images (2352×1724 pixels), but uses a saliency
algorithm to identify regions of interest, thereby obtaining
further speedup by circumventing the need for an exhaustive
search. Further discussion and comparison with these works
can be found in the discussions (Section VIII).
Despite the difficulties of learning hardware design lan-
guages, many other vision algorithms have also been imple-
mented in FPGA, including the Lucas-Kanade [28] optical
flow algorithm [29], SIFT [30], [31], SURF [32] spatiotempo-
ral energy models for tracking [33] and segmentation [34] as
well as bioinspired models of gaze and vergence control [35].
There are also many examples of Neural Networks (NNs)
implemented in FPGA, including multilayer perceptrons [36],
Boltzmann machines [37], and spiking NNs [38].
In work on multilayer perceptrons, Savich et al. [36] com-
pared the use of fixed point and floating point representations
for FPGA implementation and found that fixed point repre-
sentation used less physical resources, fewer clock cycles, and
allowed a higher clock speed than floating point representation
while achieving similar precision and functionality. In this
work fixed point representation is used throughout.
Himavathi et al. [39] described a Neural Network imple-
mentation in FPGA which multiplexed resources for com-
putation in different layers, to reduce the total resources
required at the expense of computation time. The ultimate aim
was to use resources more effectively. In HMAX cells differ
by layer, so instead resources are multiplexed for different
cells within the same layer. The ultimate aim is similar, to
use resources as effectively as possible, thereby achieving
maximum throughput with the available resources.
The computation performed by the first four layers of
HMAX is task independent, allowing us to easily estimate
required computation and allocate resources accordingly. The
classifier, which follows the fourth HMAX layer, differs de-
pending on the task (binary or multi-class), and in the case
of multi-class, the required computation is further dependent
3on the number of classes (see Section IV-A). To simplify
implementation and maintain flexibility of the system, we
implement the classification stage in the loop on a host PC.
We show through testing in Section VII-F that implementing
the classifier in the loop on a host PC does not affect the
system throughput. Implementing a classifier in FPGA is
nevertheless possible, as is evidenced by numerous examples
of FPGA classifier implementations in the literature, including
Gaussian Mixture Models (GMMs) [40], NNs [41], [42],
Naive Bayes [43], K-Nearest Neighbour (KNN) [44], Support
Vector Machines (SVMs) [45], and even a core-generator for
generating classifiers in FPGA [46].
To remain consistent with previous work [6] and provide
a fair comparison, a boosting classifier was used when per-
forming binary classification, and a linear (SVM) classifier
was used when performing multi-class classification. The use
of linear SVM is further supported by Misaki et al. [47],
who did a comparison of multivariate classifiers in a visual
object discrimination task using FMRI data from early stages
of human visual and inferior temporal cortex. Linear classifiers
were found to perform better than non-linear classifiers, which
they note is consistent with previous similar investigations
[48], [49]. Misaki et al. also note that non-linear classifiers
may perform better if larger datasets are used for training, or
if fewer features are used. Non-linear classifiers can better fit
the training data, but this comes with the risk of overfitting the
classifier to the data, which is particularly problematic when
only a few training samples are used.
The rest of this paper describes how the original model
[6] was adapted for implementation on an FPGA to increase
throughput and how these adaptations affect recognition accu-
racy. To test the FPGA implementation we performed a binary
classification task on popular categories from the commonly
referenced, publicly available Caltech 101 [50] dataset as well
as a tougher minaret dataset comprised of images downloaded
from Flickr. We also investigated multi-class classification ac-
curacy using Caltech 101. Results are compared to previously-
published test results on the same dataset using a software
implementation of the HMAX model [6]. An analysis of
how the image throughput rate and required hardware would
change with input image size is also presented. The aim of this
paper is not to beat the state of the art in terms of recognition
accuracy, but rather to show how a given model can be
adapted for implementation on an FPGA to drastically increase
throughput while maintaining the same level of recognition
accuracy.
II. ORIGINAL MODEL DESCRIPTION
The version of the HMAX model used [6] has two main
stages, each consisting of a simple and complex substage. We
will call these Simple-1 (S1), Complex-1 (C1), Simple-2 (S2)
and Complex-2 (C2) as is done in the original paper.
A. S1
In S1 the image is filtered at each location with Gabor
filters applied at 16 different scales with the side length of
a filter ranging from 7 to 37 pixels in increments of 2 pixels
TABLE I
PARAMETERS USED IN FPGA IMPLEMENTATION OF HMAX. THIS TABLE
IS ADAPTED FROM THE PARAMETER TABLE SHOWN IN [6].
Size Band# Subsampling Filter Sizes σ λperiod ∆ ×
Band 1 4 7×7 1.3 3.99×9 1.7 5.0
Band 2 5 11×11 2.1 6.213×13 2.5 7.4
Band 3 6 15×15 2.9 8.717×17 3.3 10.0
Band 4 7 19×19 3.8 11.321×21 4.2 12.7
Band 5 8 23×23 4.7 14.125×25 5.2 15.5
Band 6 9 27×27 5.7 17.029×29 6.2 18.5
Band 7 10 31×31 6.7 20.133×33 7.2 21.7
Band 8 11 35×35 7.8 23.337×37 8.3 25.0
as shown in Table I. For each filter size the filter is applied
at four different orientations (0o, 45o, 90o, and 135o). For
each filter position the underlying image region is normalized
before filtering to increase illumination invariance. The output
of S1 consists of 64 filtered versions of the original image (16
scales × 4 orientations). The sign of the result is dropped and
only the magnitude is passed to C1.
B. C1
Filter responses are grouped by filter sizes into 8 size-bands
as shown in Table I. Within each size-band the response of a
C1 unit is the maximum of the S1 units in that size-band
over a small local spatial region (2∆×2∆ from Table I). The
result is then subsampled (every ∆ pixels) and output to S2.
The output is therefore 32 sets of C1 units (8 size-bands × 4
orientations).
C. S2
S2 units have as their inputs C1 units from all four ori-
entations. They compute the Euclidean distance between a
predefined patch and the C1 units at every location. The patch
sizes are 4× 4× 4, 8× 8× 4, 12× 12× 4 and 16× 16× 4
(x× y× orientation). For every S2 unit the patch distance is
computed at every (x,y) location within every size-band and
passed to C2.
D. C2
The C2 layer computes the minimum of the S2 distance for
each patch across all locations in all size-bands. The number
of C2 outputs is therefore equal to the number of S2 patches
used.
E. Classification
Classification is performed directly on the C2 outputs. The
choice of classifier can vary based on the required task.
Previous work [6] presented results using a boosting classifier
for binary classification, and a linear SVM one-vs-all classifier
for multi-class classification.
4III. FPGA IMPLEMENTATION
A. Hardware Description
The large number of Multiply ACcumulate (MAC) opera-
tions required to implement the 64 filters in S1 and the 1000
patches in S2 make the number of multipliers available on
an FPGA one of the limiting constraints for throughput. The
second limiting constraint is the amount of internal memory
available. We need to ensure we have enough memory to
store all intermediate results, S2 patches, and S1 filters since
we can save time by not loading S1 filters and S2 patches
from external memory, as will be shown in Section III-E.
Multiple block RAMs are used in parallel whenever data wider
than 16 bits needs to be stored. We chose to use the Xilinx
XC6VLX240T from the Virtex 6 family for its large number of
multipliers (768) combined with its reasonable price of $1800
for a development board (Xilinx ‘EK-V6-ML605-G’ board).
The S1, C1, S2, and C2 stages were each implemented as
separate modules in VHDL using a pipelined architecture.
B. Edge Effects
The most obvious way to speed up the model is to not
waste resources on unnecessary computation. For this reason
we chose to only compute filter responses and patch distances
when the filter (S1) or patch (S2) has full support. We
effectively ignored any computation which involves regions
beyond the image edges.
C. S1 Filters
The S1 layer consists of directionally selective Gabor re-
ceptive fields, similar to the selectivity of simple cells found
by Hubel and Weisel [51] in V1. We implement cells at four
different orientations (0o, 45o, 90o and 135o) as was done in
the original model [6]. Due to symmetry, we need not compute
cells at orientations at or above 180o. Each orientation is
implemented at sixteen different scales and at every location
in the image where full support is available. The equations
defining the filters used in the original HMAX model [6] are
repeated in (1) for convenience. The equations for the filters
are the product of a cosine function and a Gaussian weighted
envelope:
Fθ (x,y) = e
(− x
2
0+γ
2y20
2σ2
)× cos( 2piλ x0)
x0 = xcosθ + ysinθ
y0 =−xsinθ + ycosθ .
(1)
Here λ determines the spatial frequency at the filter’s peak
response, σ specifies the radius of the Gaussian window and γ
squeezes or stretches the Gaussian window in the y0 direction
to create an elliptical window. For the 0o, and 90o cases we
can easily rewrite this equation as product of two separate
functions as shown in (2). The 45o, and 135o terms are not
separable unless we change the Gaussian weighting function
to an isotropic function by specifying γ = 1. By doing this
we arrive at the equations for the 45o and 135o filters shown
below:
F0(x,y) = E(x,y)∗G(x,y)T
F90(x,y) = E(x,y)T ∗G(x,y)
F45(x,y) = E(x,y)∗E(x,y)T +O(x,y)∗O(x,y)T
F135(x,y) = E(x,y)∗E(x,y)T −O(x,y)∗O(x,y)T
E(x,y) = e(
−x2
2σ2
) cos( 2pixλ )
G(x,y) = e(
−γ2x2
2σ2
)
O(x,y) = e(
−x2
2σ2
) sin( 2pixλ )
(2)
Here (x,y) is the location of the kernel value within the
filter, O(x,y) is an odd Gabor filter, E(x,y) is an even Gabor
filter, and G(x,y) is a pure Gaussian filter. A ∗B designates
the convolution of A and B, while AT designates the transpose
of A. By writing the filters in a separable manner, we can
implement them using two passes of a one dimensional filter
rather than one pass of a two dimensional filter [52]. The
number of MAC operations required to implement a separable
filter grows linearly with the side length of the filter rather
than as the square of the side length and therefore results in a
significant speed up, or in the case of FPGA implementation, a
significant saving of resources. If we consider the specific case
of implementing the 64 S1 filters at a single image location,
we can compute the number of multiply accumulates required
using
MACoriginal = 4×∑16i=1[( j)2] = 36416
MACseparable = 4×∑16i=1[2×( j)] = 2816
(3)
where ( j) is the side length of filter j as indicated in Table I
and in (4).
Using separable filters reduces the number of required
multiply accumulates from 36416 down to 2816, a reduction
to less than 8% of the originally required computation. Fur-
thermore, each one-dimensional filter used has either even or
odd symmetry about the origin, allowing us to sum values in
the filter support either side of the origin before performing
multiplication. By exploiting the symmetry of the filter the
required multiplications are reduced by a further 50%, freeing
up more dedicated hardware multipliers for use in the more
computationally intensive S2 stage of processing. Using sep-
arable instead of non-separable filters reduces the time taken
to compute the S1 filter responses from 2.3 seconds to 0.3
seconds per 128×128 image in Matlab.
To increase illumination invariance, the filter response at
each location is normalized by the l2 norm of its support,
as is done in the original model. This normalization ensures
that filters capture information about the local contrast and
are unaffected by the absolute brightness of a pixel region.
The l2 norm is computed by first summing the squares in the
x-direction, then summing the result in the y-direction and
taking the square root. We timed this result to be available si-
multaneously with the filter results so that we can immediately
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Fig. 1. Block diagram of our hardware implementation of HMAX. Red rectangles indicate the usage of block RAM. Input to the 1 dimensional S1 filters
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region (see Table I) and stored. Each size band has its own dedicated RAM. A demultiplixer controls reading of C1 results for the S2 stage. C2 computes
the global maximum of S2 outputs and stores the results in RAM before transferring them to the Ethernet transmit buffer.
perform division without the need to store intermediate results.
Responses for filters at all four orientations are computed in
parallel, eliminating the need to recompute or store the l2 norm
of the filter support for each orientation.
The filter kernels are all pre-computed and stored in a look
up table (see Fig. 1). Each filter is modified to have zero mean
and an l2 norm of (216−1) to ensure that results are always
less than 16 bits wide. The parameters used for these separable
filters is shown in Table I. These parameters can be written
into equations as shown in (4) below.
( j) = 5+2× j
∆(b) = 3+b
κ(k) = (4× k)2
(4)
where j is an index for filter sizes arranged from the smallest
to largest (1 to 16). The diameter of filter j is ( j). The filter is
actually square with side length ( j) to avoid the complexity
of implementing a round filter. The subsampling period of size
band b is written ∆(b). k is an index for the size of patches
(1 to 4 for the four different patch sizes). At each orientation
a patch of size index k will have size κ(k).
D. C1
The C1 layer requires finding the maximum S1 response
over a region of 2∆× 2∆ and subsampling every ∆ pixels in
both x and y (for values of ∆ see Table I). We computed
the maximum of a 2∆× 2∆ region by first computing the
maximum over adjacent non-overlapping regions of size ∆×∆.
By taking the maximum across every 4 adjacent ∆×∆ regions
we obtained the maximum over a 2∆×2∆ region, subsampled
every ∆ pixels in both x and y.
Computing on data as it streams from S1 eliminates the need
to store non-maximal S1 results (see Fig. 1). As with the S1
layer, computation in C1 is performed on all four orientations
in parallel. Each time C1 finishes computing the results for a
size band, a flag is set which indicates to S2 that it can begin
computation on that size band.
E. S2
Even though the data coming into S2 has already been
reduced by taking the maximum across a local pool and
subsampling in C1, the S2 layer is where most of the compu-
tation takes place. The number of MAC operations required to
compute all patch responses at a single location in the original
model is:
250×4×∑4k=1κ(k) = 480000 (5)
where there are 250 patches per size and 4 orientations per
patch, each of size κ(k), which was defined in (4). The
computation of these patch responses must be repeated at all
locations within all size-bands.
We decided to use 1280 patches (320 per size) which
was a compromise between speed of implementation and the
number of patches. As in the original model, S2 patches
are obtained from previously computed C1 results on images
from both the positive and negative classes. Since S2 patches
are simply portions of previously computed C1 outputs, the
number of bits required to store each patch coefficient is 16.
The closeness of a patch to a C1 region is computed as the
Euclidean distance between the patch and that region.
We computed patch responses starting with the smallest
sized patches (x×y×orientation→ 4×4×4) and computing
their response at a single location. We then repeat this compu-
tation for all locations in the current size band, before moving
onto the next patch size. Once all patch sizes have been com-
puted for all locations in the current image size-band we move
onto the next size-band as soon as it is available from C1. All
patches of the size currently being considered are computed in
parallel. Furthermore, the response at two different orientations
is considered in parallel. This results in 320×2= 640 parallel
multiply-accumulate operations every clock cycle. This uses
640 multipliers and requires that 640 patch coefficients be read
every clock cycle. Patch coefficients are stored in the FPGA’s
internal block RAM since the bandwidth to external RAM
would not allow such high datarates. Using external RAM
would require a data rate of 640×16bits×100MHz = 1T b/s
for a 100MHz clock.
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Fig. 2. A weak learner used in the gentle boosting algorithm. Each weak
learner is a tree consisting of 7 nodes. F(x,y) represents the feature used
at node y in weak learner x. O(x,1) through O(x,8) are the binary outputs of
classifier x. Each output is a binary value 1 or -1.
F. C2
C2 simply consists of a running minimum for each S2 patch,
computed by comparing new S2 results with the previously
stored S2 minimum. This is performed for all 320 S2 patches
of the current size simultaneously (see Fig. 1).
G. Classifier
Results from [6] suggest that a boosting classifier is better
than SVM for the binary classification problem. We used the
gentleboosting algorithm [53] with weak learners consisting
of tree classifiers each with a maximum of three decision
branches before reaching a result as shown in Fig. 2. We used
1280 weak learners in the classifier, each computed in series.
For multi-class classification a linear one-vs-all SVM classi-
fier was chosen [54], [55]. This is a simple linear classifier, but
is memory intensive in its requirement for storing coefficients,
as is discussed in Section IV-A.
In order to not restrict the FPGA implementation to only
binary problems or only multi-class problems, the classifier
was implemented separately on a host PC.
H. Scheduling
The FPGA implementation has an input FIFO buffer capable
of holding up to four complete 128×128 pixel images. As soon
as at least one full image has been loaded into the buffer S1
will read the image. S1 then computes responses at all four
orientations for the smallest filter simultaneously and outputs
the results in a streaming fashion to C1. After computing
the responses from the smallest filter, S1 filters will read in
coefficients for the next filter size and compute the new filter
responses. S1 will continue in this manner until responses for
all filter sizes have been computed. S1 will read a new image
from the input buffer as soon as it has completed the first
pass with the largest separable filter, or as soon as an image
becomes available if none are available at the time.
The C1 and C2 layers operate on the results of S1 and
S2 as they are output in a streaming fashion during computa-
tion, thereby reducing the internal memory required to store
intermediate results. This approach also ensures that C1 and
C2 only add a negligible amount of processing time to the
algorithm (less than 100 µseconds for an entire image).
Each stage (S1, C1, S2, C2) uses its own dedicated FPGA
resources, thereby allowing all stages to run simultaneously.
Sharing of memory occurs between C1 and S2, where access
is managed by setting and clearing flags. There is a separate
memory unit and flag for each image band. When a flag is
low, C1 has exclusive read/write access to the corresponding
memory unit. Once C1 has finished storing results in the
memory unit, it will set the corresponding flag high. When
a flag is high, the S2 stage has exclusive read/write access to
the corresponding memory block and will clear the flag once
it has finished processing all data from that memory block,
thereby transferring control back to C1.
If waiting for access to a particular memory block, a stage
(C1 or S2) will begin processing as soon as access is granted
(the very next clock cycle). Since results for each image band
are stored separately, the S1 and C1 stages can process the
next image band (and loop around) without having to wait.
This allows S1 and C1 to be almost an entire image ahead
in computation than the S2 stage, which is important because
although the S1 and C1 stages take the same length of time to
process each image band, the time taken by S2 varies. The
S2 stage takes longer to compute on smaller image bands
because their higher frequency of subsampling produces more
C1 results on which computation must be performed (see
Table I). Buffering of C1 outputs in the manner described
allows us to focus on matching the throughput of the S1 and
C1 stage with the average throughput (across image bands)
of the S2 stage, without being troubled by how computation
time in S2 varies with each image band.
S1 will not compute new results for an image band if the
current results for that image band (from the previous image)
have not yet been processed by S2 (i.e. if the relevant memory
flag is still high). S1 will however still perform the first pass
with a separable filter in the meanwhile to ensure it can start
outputting results as soon as the flag is cleared.
Results from S2 stream to C2, which writes the final results
to an output buffer for communication back to the host PC.
IV. SCALABILITY OF FPGA IMPLEMENTATION
In this section we show how the input image size affects
the hardware resources and time required for computation
using the FPGA implementation described in Section III. The
described FPGA implementation was specifically designed to
operate on images of size 128×128 pixels and is therefore
not necessarily recommended as the best implementation for
larger or smaller images. Nevertheless, if implementing a new
design to operate on larger (or smaller) images, extrapolating
the current design to different sizes provides a good starting
point.
A. Hardware Resources
The number of bits in the counters used to track the progress
of computation on the input image and intermediate results in
stages S1, C1, and S2 will need to increase to handle larger
images. This increase scales as:
CounterBits ∝ log2
√
N (6)
7where N is the number of pixels in the input image and
the image is assumed to be square, having side length
√
N.
This increase in required hardware is negligible, especially in
comparison to the increase in internal RAM required to store
the input image and intermediate results in the S1 and C1
stages. The internal RAM requirement scales proportionally
to N for large images. Due to the nature of computation in S2
and C2, no additional RAM is required in those stages when
the image size increases. The number of elements required
to compute multiplication, addition, division, and square roots
remains unchanged in all stages. The total required internal
RAM is the sum of the RAM required by all stages.
Internal RAM is required for three purposes in S1: storing
the input image, storing intermediate results between the first
and second passing of the separable filter and finally, to store
the S1 filter coefficients. The required RAM can be explicitly
calculated using (7) below.
S1bits = S1input +S1intermediate+S1 f ilters
S1input = 4×N×8
S1intermediate = 5×N×23
S1 f ilters = ∑16j=1 (2× (3+ j)×16)
(7)
N represents the number of pixels in the input image. The
input buffer has to hold four images (a FIFO buffer) with 8
bits per pixel. The intermediate results require 5 buffers (one
for each orientation and one for calculating the l2 norm of the
filter support). Each result consists of 23 bits. For storage of
the f ilters, the jth filter (ordered smallest to largest) consists
of 2 separable filters, each with (3+ j) coefficients and 16 bits
per coefficient.
The output of the S1 stage does not require RAM for storage
since each result is processed by C1 as soon as it becomes
available, but C1 does require RAM for intermediate and final
results. The RAM required by C1 can be explicitly calculated
using (8) below.
C1bits = ∑8b=1 C1size(b)×16
C1size(b) =
S1size(b)
∆(b)2
S1size(b) = 4× (
√
N−(2b)+1)2
(8)
The number of valid S1 results in image band b is then
given by S1size(b), where (2b) was previously defined in
(4) and there are 4 orientations. The number of C1 results can
then be calculated knowing the number of S1 results and the
subsampling period ∆(b), which was also previously defined
in (4). Each C1 result occupies 16 bits.
The RAM required for S2 is constant across image sizes
and can be written explicitly as:
S2bits = ∑4k=1 320×4×κ(k)×16 (9)
where k is an index of patch size. There are 320 patches per
size and 4 orientations per patch, each with κ(k) coefficients
as previously defined in (4). Each coefficient occupies 16 bits.
C2 requires only enough RAM to hold the final C2 results.
C2bits = 1280×42 (10)
where there are 1280 C2 features each consisting of 42 bits.
Although we implement the classifier on the host PC, it is
possible to determine the resources required by the classifier.
The most memory intensive classifier used in this paper is
the 102 class one-vs-all linear SVM classifier, for which the
memory requirements are:
Classi f ierbits = 102×1280×32+84
= 4178004bits (11)
where there are 102 possible classes, 1280 C2 features, 32 bits
per coefficient, and up to 84 bits required to hold the result.
The current FPGA implementation does not have enough
remaining internal memory to hold all these coefficients,
but the coefficients could easily fit into external RAM, or
the classifier could be run on a second FPGA. If running
at 190 images per second, an external memory bandwidth
of 102× 1280× 32× 190 = 794Mbps per second would be
required, which is only about 6% of the available 12.8Gbps
bandwidth on the targeted FPGA platform. In our implemen-
tation, running the classifier on a host PC did not affect the
system throughput.
B. Time
The time taken to process an image is dominated by the
S1 and S2 stages. The C1 and C2 stages perform simple
maximum operations on each valid data point as it becomes
available and therefore do not contribute significantly to the
time taken to process an image. The time computed in the
equations below is in units of clock cycles and the actual time
taken for computation therefore depends on the FPGA clock
frequency.
The time taken to compute S1 can be accurately approxi-
mated as the time required to do 2 passes of the image for each
of the 16 separable filter sizes (12). All four orientations are
simultaneously computed in parallel and therefore the multiple
orientations do not add to computation time.
S1time = 2×N×16 (12)
where S1time is in units of clock cycles, N is the number of
pixels per image and 16 filter sizes are implemented.
In S2, all 320 patches of the same size are considered simul-
taneously and within each patch, computation is performed at
two orientations simultaneously.
S2time = ∑8b=1∑
4
k=1 S2size(b,k)×κ(k)×2
S2size(b,k) = (
√
C1size(b)−
√
κ(k)+1)2
(13)
where S2size(b,k) is the number of valid S2 results for size
band b and patch size index k. S2size(b,k) is zero whenever
the size of the C1 results is smaller than the patch size, that
is when C1size(b) < κ(k). κ(k) is the patch size and was
previously defined in (4). S2time is the total time (in clock
8cycles) taken to compute all patch responses of all sizes in
every size band.
If the multi-class one-vs-all linear SVM classifier were to
be implemented on the FPGA with 102 classes and only a
single hardware multiplier, the time taken could be computed
as
Classi f iertime = 1280×102 (14)
for 1280 C2 features and 102 classes. The time taken for
classification would not be dependent on the input image size.
Using a single multiplier would enable a throughput of up to
765 images per second when using a 100MHz clock.
V. SIMULATION
Four different sets of code were used in simulation. The first
is a Matlab implementation of the HMAX model which was
retrieved from HMAX website [56]. This was used as a bench-
mark against which to compare our modified implementation
of HMAX for FPGA to verify that the modifications made
did not severely compromise recognition accuracy. We refer
to this original HMAX implementation as ‘HMAX CPU’.
The second, third, and fourth sets of code are Matlab,
C++, and VHDL implementations respectively of our modified
version of HMAX for FPGA. These implementations are func-
tionally equivalent and we refer to them as ‘HMAX FPGA’.
The Matlab code was used to make initial changes to the
model and test accuracy on small datasets. Once satisfied with
the changes made, a faster C++ implementation was written
and used to verify the modified model on larger datasets.
Finally, the actual VHDL code required to implement the
proposed model in FPGA was written. This VHDL code was
used to determine possible clock speeds and image throughput
as well as to verify that the proposed FPGA model could
be implemented using the resources available on the targeted
FPGA platform (Xilinx Virtex 6 XC6VLX240T). Both final
and intermediate results from the modified Matlab, C++, and
VHDL codes were compared to verify that all three were
performing the same computation.
VI. HARDWARE VALIDATION
The results of simulation were verified through implementa-
tion on the Xilinx Virtex 6 ML605 development board. A C++
interface was written for the host PC which handles Ethernet
communications with the ML605 board and performs classifi-
cation. The C++ code transmits four images to the ML605
board to fill the input buffer (described in Section III-H),
then waits for all 1280 C2 values from an image to be
returned before transmitting the next image. Reading of images
from the hard drive and classification are both performed
while waiting for the next set of C2 values from the FPGA,
thereby adding negligibly to the overall computation time.
Classification results are written to an output file as they are
computed. For further verification C2 results from FPGA could
be optionally written to disk for direct comparison against
simulated C2 results.
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Fig. 3. Theoretical analysis of the internal RAM required by each stage
as well as the total RAM required and total RAM available on the selected
FPGA. The vertical line shows the number of pixels in a 128×128 image, for
which this implementation was designed.
VII. RESULTS
A. FPGA code analysis
Using the Xilinx ISE, the VHDL code for implementing
HMAX on FPGA was analyzed. For simplicity we use a
single clock for all stages within the model. All lookup tables,
S1 filters, and S2 patches as well as all intermediate results
are stored in internal block RAM, as shown in Fig. 1. The
system has a latency of 600k clock cycles when processing
a single image, but can maintain a throughput of an image
every 526k clock cycles. Implementation of the full model
indicates that the design can run at a clock frequency of
100MHz (10ns period). A 100MHz clock results in a latency of
6ms for processing a single image and a maximum throughput
of 190 images per second when processing multiple images.
These figures are achieved assuming that the input figure is a
128×128 pixel 8-bit per pixel grayscale image. The throughput
of the design is determined by the throughput of the slowest
stage in the pipeline. Computational resources should therefore
be allocated in such a way that all stages have roughly the
same throughput. This has been done as is evident in the
distribution of multipliers between the S1 and S2 stages. S1 is
the slowest stage, limiting the throughput to 190 images per
second using 77 multipliers at 100MHz clock frequency, while
S2 is capable of a throughput of 193 images per second, but
uses 640 multipliers.
If we were to create an optimal implementation of S1
using non-separable filters with a 100MHz clock, then S1
alone would require over 1600 multipliers to achieve the same
throughput of 190 images per second (unless a scale space
approach was adopted). This is over double the number of
hardware multipliers available on the chosen FPGA.
Table II shows the total resources used by the HMAX
implementation.
B. Scalability
Fig. 3 shows the internal RAM requirements computed
using the equations presented in Section IV-A, as well as the
total block RAM available on the selected Virtex 6 FPGA
(14976kb, dashed line) and the image size for which the
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FPGA RESOURCES USED BY HMAX
Resource Used Available % used
Multipliers 717 768 93(DSP48E1)
Internal RAM 373 416 89(RAM36E1)
Slice Registers 66 196 301 440 21
Slice LUTs 60 872 150 720 40
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Fig. 4. A theoretical analysis of the time taken to compute each stage
of HMAX in the current architecture. Due to the pipelined nature of the
computation, the rate at which images can be processed is limited by the
stage which takes the longest time. The vertical line shows the number of
pixels in a 128×128 image, for which this implementation was designed.
The time required to compute the two longest stages is equal at this point
as a result of the effort to allocate resources in such a way as to maximize
throughput.
algorithm was designed (128×128 pixels, vertical line). Since
all S2 patches of the same size are computed in parallel, the
number of patches does not affect computation time, but will
be limited by the number of available multipliers and amount
of RAM available (see Table II).
The time taken to compute the S1 and S2 stages is shown in
Fig. 4 along with the number of pixels for which the current
implementation was designed (vertical line). The throughput
of the complete system is limited to the throughput of the
slowest stage.
The time taken to compute S2 can be seen as the time which
would be taken to compute all results (even partial results
on edges) minus the time which is saved by not computing
edge results. The time saved by not computing at edges is
significant at an image size of 128×128. The time saved grows
proportionally to the side length of the image
√
N, which is
much slower than the time to compute all results (which grows
linearly with N). This is why the time for S2 grows linearly
with N only for large N. S1 always grows linearly with N.
The design of the current framework ensures that the time
taken for S1 and S2 is roughly equal (within 2%) for images of
size 128×128, thereby ensuring that computational resources
in each stage are not sitting idle waiting for the other stage to
finish computing. If working with images of a different size,
resources would ideally be reallocated to ensure that S1 and
S2 still take equal time.
TABLE III
COMPARISON OF RECOGNITION ACCURACIES OBTAINED FROM ORIGINAL
HMAX CODE AND FPGA IMPLEMENTATION ON POPULAR CATEGORIES IN
CALTECH 101
Category HMAX [6] HMAX CPU HMAX FPGA
Airplanes 96.7 97.1 98.2
Cars 99.7 99.3 99.2
Faces 98.2 95.8 96.4
Leaves 97.0 94.6 93.7
Motorbikes 98.0 98.3 98.8
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Fig. 5. Receiver Operating Characteristics for the binary classification task
on Caltech 101 popular image categories and Minaret datasets. Each curve is
the result of a mean over 10 trials. Note that the True Positive Rate axis is
different for the Minaret classification task.
C. Caltech 101 binary classification
Two datasets were used to test the recognition accuracy of
our modified HMAX model. The first is the often referenced
Caltech 101 dataset [50]. Recognition accuracy of popular cat-
egories in this dataset were presented for the HMAX model in
[6]. We ran our own binary classification simulations on these
categories using both the downloaded and modified versions of
HMAX. The binary task constituted discriminating the class in
question (airplanes, cars, faces, leaves, or motorbikes) from the
background class. In each case, half the images from the class
in question and half images from the background class were
used for training. The remaining images from both the class
in question and the background class were used for testing. In
each case 10 trials were run. The accuracy reported in Table III
is the percentage of correct classifications at the point on the
ROC curve (Fig. 5) where the false positive and false negative
rates are equal. Looking at the mean accuracy for this metric,
the FPGA implementation achieves 0.24% higher accuracy
than the original CPU implementation. This shows that the
modifications made for the FPGA implementation have not
adversely affected recognition accuracy.
D. Binary classification on Flickr dataset
The binary minaret classification task was performed on a
dataset containing 662 images of minarets and 1332 back-
ground images. The minaret (positive) images were obtained
10
Fig. 6. A sample of images from the minaret (top row) and background
(bottom row) classes used in the minaret binary classification task.
TABLE IV
COMPARISON OF RESULTS OBTAINED FROM ORIGINAL HMAX CODE AND
FPGA IMPLEMENTATION ON MINARET CLASSIFICATION TASK
Model HMAX CPU HMAX CPU HMAX FPGA HMAX FPGA
Features 2000 1280 2000 1280
Accuracy 82.9 82.2 82.2 81.3
from Flicker by searching for “Minaret” while negative images
were obtained by periodically downloading the most recently
uploaded Flicker image. Examples of these images are shown
in Fig. 6. Ten random splits were used for classification and
testing, with the test set consisting of 1000 negative and 500
positive images. The remaining images constitute the training
set. This test was performed with both the downloaded HMAX
code and the modified HMAX code for FPGA. The results
are shown in Table IV. The metric used is the percentage
of correct classifications at the point where false positive
and false negative rates are equal. As expected, using 2000
features instead of 1280 improves the accuracy for both the
CPU and FPGA implementations. The accuracy of the FPGA
implementation is within 1% of that of the original model.
E. Caltech 101 multi-class one-vs-all
A second test using the Caltech 101 database is the multi-
class one-vs-all test. For this we used 15 training examples
per category, as was done in [6]. Testing was performed using
50 examples per category or as many images as remained
if fewer than 50 were available. Each of the categories was
weighted such that it contributes equally to the result as was
done in [6]. This is a 102 category problem including the
background category. Using the one-vs-all linear SVM multi-
class classifier from [55] we achieved a mean accuracy of
47.2 ± 1.0% over 10 trials, which is in agreement with the
result of 44 ± 1.14% reported in [6] for the same task. The
slight increase in accuracy can be attributed to the fact that
our FPGA implementation uses 1280 features compared to
1000 features used in [6]. The confusion matrix for the 101
multi-class one-vs-all problem is shown in Fig. 7.
F. Hardware Validation
Results from analyzing VHDL code were verified by im-
plementing the code on the ML605 board and processing
the Caltech 101 database. The entire dataset consisting of
9144 images was processed ten times in different trials. The
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Fig. 7. Confusion matrix averaged over 10 trials for the 102 category multi-
class one-vs-all test performed on the Caltech 101 database. The low accuracy
on the extreme bottom left of the diagonal is the background category. The
largest confusion is between the ‘schooner’ (81) and ‘ketch’ (57) categories,
which are similar cases of sailboats.
TABLE V
MAXIMUM THROUGHPUT FOR EACH STAGE IN IMAGES/SEC
Stage Input Buffer S1 C1 S2 C2
Throughput 6100 190 552 193 10 000
time taken to complete processing was measured from when
the first image is read from disk until the last classification
result is written to disk. The time taken to process the entire
Caltech 101 database was measured as 48.12s ±57µs, which
is a throughput of 190 images/sec and agrees with VHDL
simulation predictions (shown in Table V) to within 0.01%.
Accuracy of the VHDL implementation was also verified
against simulations. Both classification results and C2 outputs
from testing were verified against simulation and found to
exactly match.
G. Comparison to other approaches
To the best of our knowledge 190 images/sec is the fastest
reported implementation of this version HMAX. Direct com-
parisons with other versions are not always straightforward
because both the number of patches and their sizes can vary,
as well as the size of the input image or even the model itself.
In 2010 Sedding et al. [12] presented a time of 86.4ms for
4075 patches using custom code on an NVIDIA GeForce285
GTX. They used sparse features as proposed by Mutch and
Lowe [57] and claimed a shorter runtime than both the Feature
Hierarchy Library (FHLib) [57] and the GPU based Cortical
Network Simulator (CNS) [11]. In our aim to recreate the
original model we chose not to use sparse features, but using
sparse features would allow us either a 4× speedup or it
would allow us to implement 4× as many patches at the
same speed (resulting in 5120 patches) on the ML605 board.
Their implementation also operates on larger images, with
shortest side measuring 140 pixels. If our 1280 dense patch
implementation was to run on an image measuring 140×186
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Fig. 8. An illustration of the portable hardware setup for the binary
classification system showing a laptop communicating pixel values over
gigabit Ethernet to a Xilinx ML605 evaluation board containing the Xilinx
Virtex 6 XC6VLX240T FPGA on which the HMAX model runs. C2 features
are returned to the laptop via the same gigabit Ethernet interface.
pixels (assuming a 3×4 aspect ratio), it would still take under
12ms to complete.
On Caltech 101 with 15 training and 50 test samples per
category, our 1280 patch 128×128 pixel model achieves an
accuracy of 47.2% (see Section VII-E) whereas Sedding [12]
achieves 37%, most likely a result of using sparse features. In
terms of speed our implementation takes 5.3ms whereas theirs
takes 86.4ms. They can reduce their processing time to 8.9ms
if they only compute 240 patches, but this will come at the
expense of even lower accuracy (less than 30% on the same
task).
VIII. DISCUSSION
The previous section shows that a massive increase in
throughput can be achieved with almost no change in recog-
nition accuracy. In this paper the aim has been to achieve a
very high throughput as an argument for the use of FPGA in
hierarchical models, but one could just as easily trade speed for
accuracy. Interestingly our FPGA implementation of HMAX
uses more S2 patches (1280) than the 1000 used in [6]. This
increase in the number of patches was implemented simply
because the additional resources required for the patches were
available and the parallel processing of patches means that as
long as resources are available, adding more patches does not
affect throughput.
The issues of image acquisition, rescaling and conversion
to grayscale are not tackled by the current model since these
will be application specific. The model requires that images are
prescaled to 128×128 pixels and converted to 8 bit grayscale
before they are processed. The FPGA model requires an input
image in the form of raw pixel values. For 190 images per
second this translates to just over 3MB of data per second,
which is well within the capabilities of the evaluation board’s
PCI express or gigabit Ethernet interfaces, as has been verified
through testing in Section VII-F. If using a laptop, the system
can run over gigabit Ethernet allowing it to be portable as
shown in Fig. 8.
The HMAX model used in this paper is one which was
freely available in easy to follow Matlab code. It does not
represent the least computationally intensive, or most accurate
version of the HMAX model. The creators of the model
are continuously working on improvements and a number of
newer iterations have been presented [57]. One of the most
significant changes is the use of a scale-space approach such
that the image is rescaled and reprocessed multiple times by
filters of a single fixed size rather than keeping the image
the same size and using multiple filters of varying size. Many
recent implementations [22]–[27] make use of 12 orientations
instead of 4, which increases accuracy although it comes at
the expense of extra computation time.
We achieved a key speedup in the S1 layer by exploiting
the known structure of filters, which allowed us to implement
the Gabor filters as separable. The unsupervised learning in
S2 means that its structure is not known a priori. If the model
were changed to S2 patches of a known structure which could
be similarly exploited then further significant speedups could
be achieved, but the effect on recognition accuracy would have
to be further investigated.
Another change which greatly reduces computational com-
plexity is the use of sparse S2 patches as proposed by
Mutch and Lowe [57]. In their model only the S1 orientation
with maximal response is considered at each image location,
thereby reducing the number of orientations in S2 from 4 to 1,
which reduces the number of required multiply accumulates to
only a quarter of the original. These sparse S2 features are used
in most recent works [22]–[27]. The effect on throughput of
using sparse versus dense features, and of changing the number
of orientations from 4 to 12, can be found in a recent paper
by Park et al. [26]. Despite running on four FPGAs, each
of which is more than twice as large as our FPGA (Virtex
6 SX475T versus LX240T), their dense implementation of
HMAX using four orientations runs at roughly 45 images per
second. However there are certain differences, they operate
on larger images (256×256 versus 128×128), and use more
patches (4075 versus 1280). Using four FPGAs, we could
run four copies of our model in parallel, each with different
patches, thereby giving us 1280× 4 = 5120 patches while
maintaining throughput of 190 images per second. We also
use an equal number of patches of each size, whereas more
recent approaches typically use more small (4×4) and less
large (16×16) patches to reduce computation. To summarize in
comparison with Park et al., we could implement more patches
(5120 versus 4075), with a higher percentage of large patches,
and a 4× higher throughput if 4 FPGAs were used. Their
implementation uses significantly larger FPGAs than ours
(containing 2016 versus 768 multipliers), but also operates on
4× larger images, making a direct comparison difficult.
A common bottleneck for parallel architectures lies in the
available bandwidth to memory and structuring how memory
is accessed. For example, if two cores simultaneously request
data from memory, one will have to wait for the other before
it can access memory. In the presented FPGA implementation
this was overcome by using the internal block RAM of the
FPGA which resulted in a bandwidth of over 1 Terabit per sec-
ond, which could be difficult to maintain on other platforms.
Other implementations of HMAX which have recently been
published also make use of internal block RAM to overcome
this memory access bottleneck [22]–[27].
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The size of the current filters and patches are designed to
operate on small images. Even if higher resolution images are
available, they should be rescaled to 128×128 if they are to
be processed with the current filters and patches. Nevertheless,
extension to larger images is possible. Scalability of the current
implementation has been presented and shows that larger
images can be processed on the current FPGA with minor
adjustments, but will ultimately be limited by the amount of
internal memory available for buffering images and storing
intermediate results. To overcome this one could use a larger
FPGA, use multiple FPGA’s operating in parallel, reduce the
number of S2 patches to free up memory, or change the model
to use sparse features.
To provide a fair comparison with the original HMAX
model we used the same classifiers (boosting for binary and
linear one-vs-all SVM for multi-class). Linear SVM classifiers
remain the top choice for most HMAX implementations due to
their computational simplicity and speed. The choice of linear
SVM classifiers is also supported by other work on discrim-
inating between visual objects based on fMRI recordings of
early stages of visual cortex [47]–[49]. In our implementation
we were able to run the classifier in the loop on a host PC
without affecting the system throughput because classification
was performed in parallel with feature extraction for the next
image. Nevertheless, various classifiers can and have been
implemented in FPGA [40]–[44], including SVM [45], and
even a core generator for parameterized generation of your
own classifier in FPGA [46].
Comparison with other approaches shows that this is cur-
rently the fastest complete HMAX implementation and out-
performs reported CNS [11] and custom [12] GPU imple-
mentations, as well as many FPGA implementations, although
direct comparison with other FPGA implementations is not
always possible. As more powerful GPU platforms become
available these GPU implementations will achieve even better
results, however the same can be said for FPGAs. The platform
we have used (Xilinx Virtex 6 XC6VLX240T) is only in the
middle of the range of the Virtex 6 family and is an entire
technology generation behind the currently available Virtex 7
family.
IX. CONCLUSION
We have shown how a neuromorphic bio-inspired hierarchi-
cal model of object recognition can be adapted for high speed
implementation on a mid-range COTS FPGA platform. This
implementation has a throughput of 190 images per second
which is the fastest reported for a complete HMAX model. We
have performed binary classification tests on popular Caltech
101 categories as well as on a more difficult Flickr dataset to
show that adaption for FPGA does not have a significant effect
on recognition accuracy. We have also shown that accuracy
is not compromised on a multi-class classification task using
Caltech 101.
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